Re: [uCsimm] cs8900 & wait-states

From: Tom Walsh (
Date: Wed Dec 06 2000 - 21:43:19 EST

sticke_m wrote:
> On Wed, 6 Dec 2000, Jason Harris wrote:
> >
> > >There's another possibility to improve speed for the first hardware release with
> > >software byte swapping: Instead of the rol.w instructions, simple byte moves
> > >will improve the block transfer speed by ~30%.
> >
> > Not sure I understand this. The 16 bit interface to the CS8900A is byte reversed in
> > hardware (examine the schematic). This means that the commands sent to the device
> > have to be byte reversed wrt the values in the data sheet, but when it comes to
> > receiving and transmitting packet buffers we can do 16bit reads and writes without
> > worrying about byte ordering. So- How do you get a 30% improvement in packet transfer
> > times?
> My idea is.
> The CS8900 has been made for an ISA-bus (Intel)that has another byte order
> than the 68000 and if you swap them you can access the registers as shown
> in the data-sheets. It's the only reason I can find for that.

You almost have it right... Hardware byte swapping is specifically
called for in the CS8900 manual when interfacing it to a Motorola 68K
processor. It is simply the way it was designed to be used.


Tom Walsh - WN3L - Embedded Systems Consultant
'', ''
"Windows? No thanks, I have work to do..."
This message resent by the list server

This archive was generated by hypermail 2b30 : Sun Apr 07 2002 - 00:01:39 EST