I've had experience with the I2C bus and with UART, but I'm
more comfortable with I2C, which I venture is faster. I plan to
connect the uCSimm to an FPGA via the I2C bus;
Unless anyone knows if and why that is inadvisable.
Does the uCSimm have two interconnects for the I2C bus? Moreover,
which uCSimm pinouts would contain the SDA and SCLK signals? I'm
guessing the clock would be the SCLCK which may be a good edu. guess.
I'm not sure which pin contains the SDA signal. All I've got is the one
page uCSimm data sheet.
-- Daniel James Feren email@example.com Georgia Institute of Technology, Computer Engineering
This message resent by the firstname.lastname@example.org list server http://www.uClinux.com/
This archive was generated by hypermail 2b30 : Sun Apr 07 2002 - 00:01:33 EST